Principal Res	searcher				Number of		6	
						Researchers	6	
Research Inst	titution F	Professor, Graduate	School	of	Advanced	Location of	f	Higashi-
• Department • Title Sciences of Matter, Hi			iroshima U	Jniver	sity	Institution	1	Hiroshima
Title of	3-dimensional integrated architecture with wireless chip-communication for high-recognition							
Project	processing system							
Abstract of	This is a research plan of circuit and system part in 21st century COE program "Tera bit							
Research	information nano electronics". Although research and development in 3-dimensional							
Project	integration technology has so far been done, several problems, such as chip penetration							
	metal wiring, highly precise chip mount, heat radiation, low yield and so on, have not been							
	solved. In order to solve these problems, the 3-dimensional integrated architecture with							
	broadband wireless chip-communication is proposed. Flexible reconfiguration of							
	3-dimensional connection is enabled and the feature realizes the highly adaptive vision							
	system and advanced brain functions based on information processing principle of the living							
	body.							
	 Wireless 3-dimensional integrated Chip Communication (1) Local connection: Many spiral antennas realize wireless communication between two chips placed in face-to-face. (2) Global connection: Integrated dipole antennas on silicon chips realize global connection beyond neighboring chips. The above connections realize Tera bit scale communication (3Gb/s x 300 channels) High recognition processing system utilizing broadband wireless chip communication 							
References	1 . H. Ando, T. Morie, M. Miyake, M. Nagata and A. Iwata, Image Segmentation/Extraction							
	Using Nonlinear Cellular Networks and their VLSI Implementation Using Pulse-Mod Techniques, IEICE Trans. Fundamentals, Vol. E85-A, No. 2, pp. 381-388, (2002).							
	2 . S. Kinoshita, T. Morie, M. Nagata and A. Iwata, A PWM Analog Memory Programming							
	Circuit for Floating-Gate MOSFETs with 75us Programming Time and 11b Updating							
	Resolution, IEEE J. Solid-State Circuits, Vol. 36, No. 8, pp. 1286-1290, August, (2001).							
Term of Project	Fiscal year	rs 2003-2007 . (5yea	rs)					
Budget	FY2003	3 FY2004	FY200)5	FY2006	6 FY20	007	TOTAL
Allocation	18	3,700 16,700	1	7,500	16,	600	16,600	86,100
(in thousand of yen)								
Homepage Address http://www.dsl.hiroshima-u.ac.jp/								
<u> </u>								